AMD Athlon 64 3000+ (Venice)
Published: (last update )
| Core | |
|---|---|
| Code name | Venice |
| Base clock | 1800 MHz |
| Turbo full / half / single | - |
| Base multiplier | 9× |
| Technology | 90 nm |
| Transistors | 76 million |
| Die size | 84 mm2 |
| Density | 0.90 M / mm2 |
| Cores / threads | 1 / 1 |
| Stepping | DH-E6 |
| Cache | |
| L1 data cache | 64 kB |
| L1 inst. cache | 64 kB |
| L2 cache | 512 kB |
| L2 cache type | On-die, full speed |
| L3 cache | - |
| L3 cache type | - |
| Instructions | |
|---|---|
| Basic inst. | x86, x87, MMX(+), SSE |
| Extended inst. | 3DNow!, SSE2, SSE3 |
| Extended inst. 2 | x86-64 |
| Extended inst. 3 | |
| Extended inst. 4 | |
| Extended inst. 5 | |
| The CPU | |
| Bus type | HT, 2000 MHz, 32 bit |
| Bus bandwith | 8 000 MB/s |
| Socket | Socket 939 |
| Package | 939 pin micro OPGA |
| Package size | 40 x 40 mm |
| Manufacture date | 39th week of 2005 |
| Voltage | 1.4 V |
| TDP | 67 W |
| Memory controller | DDR 400, 64 bit |
| Integrated VGA | - |
| Release date | 2005 |
_F.jpg "Click to enlarge")
_B.jpg "Click to enlarge")